

# SPICE Device Model SiE812DF Vishay Siliconix

### N-Channel 40-V (D-S) MOSFET

#### **CHARACTERISTICS**

- N-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS


- Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

#### DESCRIPTION

The attached spice model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to  $125^{\circ}$ C temperature ranges under the pulsed 0-V to 10-V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

#### SUBCIRCUIT MODEL SCHEMATIC

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched  $C_{gd}$  model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.




Parameter	Symbol	Test Condition	Simulated Data	Measured Data	Unit
Static					
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS}$ = $V_{GS}$ , $I_D$ = 250 $\mu$ A	1.2		V
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS}$ = 10 V, $V_{GS}$ = 10 V	211		А
Drain-Source On-State Resistance <sup>a</sup>	r <sub>DS(on)</sub>	$V_{GS}$ = 10 V, $I_D$ = 25 A	0.0022	0.0022	Ω
		$V_{GS}$ = 4.5 V, I <sub>D</sub> = 25 A	0.0027	0.0028	
Forward Transconductance <sup>a</sup>	g <sub>fs</sub>	$V_{DS}$ = 20 V, $I_{D}$ = 25 A	114	154	S
Forward Voltage <sup>a</sup>	V <sub>SD</sub>	I <sub>S</sub> = 10 A	0.77	0.80	V
Dynamic <sup>b</sup>					
Input Capacitance	C <sub>iss</sub>	$V_{DS}$ = 20 V, $V_{GS}$ = 0 V, f = 1 MHz	7360	8300	pF
Output Capacitance	C <sub>oss</sub>		822	800	
Reverse Transfer Capacitance	Crss		296	360	
Total Gate Charge	Qg	$V_{\text{DS}}$ = 20V, $V_{\text{GS}}$ = 10 V, $I_{\text{D}}$ = 25 A	114	111	nC
		$V_{DS}$ = 20 V, $V_{GS}$ = 4.5 V, $I_{D}$ = 25 A	57	52	
Gate-Source Charge	Q <sub>gs</sub>		25	25	
Gate-Drain Charge	Q <sub>gd</sub>		15	15	

Notes

a. Pulse test; pulse width  $\leq$  300 µs, duty cycle  $\leq$  2%. b. Guaranteed by design, not subject to production testing.



## SPICE Device Model SiE812DF Vishay Siliconix



Note: Dots and squares represent measured data.